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In the communications area there is a general interest
in recovering signals which are below the noise level. In
the military this interest translates to low—probabi 1 i ty—
intercept (LPI) and anti-jam (AJ) communications systems.
The receiver improves the signal -to—noise ratio so data can
be reliably recovered. This improvement is usually accom-
plished by matched -filtering or by correlation.
In this report correlation is used as a post-detection
processing technique to derive a synchronous reference. The
system considered in this experiment can operate noncoher
—
ently by means of a delay lock tracking loop at signal-to-
noise ratios as small as -5.0 to -7.1 dB. Futhermore,
synchronization is achieved while the received signal is
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f delay lock tracking loop -filter bandwidth




frequency of receiver's data clock
f frequency of transmitter's data clock
m(t) m—sequence generated in transmitter
m (t) receiver's early version of the received m—sequence
m« (t) receiver's late version of the received m—sequence
m (t) receiver's punctual version of the received m—
pr sequence
m (t) m—sequence recovered by the receiver
n(t) white Gaussian noise
s(t) transmitter's transmitted signal
v (t) loop's early correlation voltage
v„ (t) loop's late correlation voltage
v (t) receiver's punctual correlation voltage
A
v <t) initial version of the loop error voltage
v (t) final version of the loop error voltage
6 loop gain
L m—sequence code length
P probability of error
e
R (t) m-sequence autocorrelation function
mm

chip interval (clock pulse interval)




In the communications area there is a general interest
in recovering signals which are below the noise level. In
the military this interest translates to low—probabi 1 ity—of
-
intercept (LPI) and ant i -jam (AJ) communications systems.
The receiver improves the signal -to—noise ratio so data can
be reliably recovered. This improvement is usually accom-
plished by matched -filtering or by correlation.
This study considers using correlation as a post-
detection processing technique to derive a synchronous
reference. Of the various correlation techniques available,
a delay lock tracking loop (DLTL) is used. In this research
we ask the question: What is the effect of this DLTL on the
receiver's operation? This study investigates experimentally
the performance at a DLTL at input signal—to—noise ratios
(SNR) o-f various levels. The results we -find are that
reliable data is recovered at a SNR as small as -5 to —7.1
dB. Furthermore, the circuit developed allows for synchroni-
zation to occur while the received signal is being modulated
by data. No preamble or other type of synchronization is
required.
Chapter II of this report explains how the DLTL acquires
synchronization, how it tracks, and how noise affects its
11

operation. In Chapter III a description o-f the experimental
system and its operation is given- Finally, Chapter IV
presents the results o-f this study and their importance.

II. DESCRIPTION OF THE RESEARCH
A. OBJECTIVES
A primary objective of this study is to evaluate the
effectiveness of a DLTL as a means for synchronizing a
direct sequence spread spectrum communications system- In
this study, a noncoherent amplitude modulation (AM)
communications receiver is made to operate completely asyn-
chronously by means of a DLTL.
In achieving the above objective, this study has a
secondary objective of evaluating the performance of this
DLTL under conditions of low signal-to-noise ratio. This
evaluation involves observing and measuring the effects of
various loop parameters (loop bandwidth and loop gain) under
varying operating conditions (relative frequency offset and
SNR) .
B. THE DIRECT SEQUENCE SPREAD SPECTRUM SYSTEM
The system considered here is a direct sequence spread
spectrum communications system. Block diagrams of the
transmitter and receiver are shown in Figures 2.1 and 2.2,
respecti vel y
.
In the transmitter a 1023 chip long m—sequence is
generated by a ten stage feedback shift register (FSR) . Data
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summing m(t) with the data d(t). The resulting m-sequence.
m<t>, or its complement, m<t), is used to "on—off" amplitude
modulate a sinusoidal carrier. The resulting signal s(t) is
transmitted.
Noise n(t) is added to the transmitted signal to
simulate the system channel. This noise is band limited to
simulate the amount of noise which would be passed through
the tuned IF amplifier o-f a superheterodyne receiver. The
input to the receiver is then s(t)+n<t).
In the receiver three conditions must be met prior to
data recovery. (1) The received m—sequence m <t) must be
r
formed. After initial filtering and amplification by the
receiver front end, the received signal s(t)+ n<t) is
envelope detected to obtain m <t) imbedded in noise. (2) The
r
recovered noisy m—sequence must be correlated with a local
replica m (t) to form constant voltage levels which
P
represent the data. Figure 2.3 shows this multiplication
operation when there is no noise and the resulting voltage
levels which represent reception of a data "1" Cm (t) 3 and
a data "0" Cm (t)D. (3) For best recovery of data, m (t) and
r r
m (t) must be in phase. Figure 2.4 shows that if m (t) is
P r
offset in time (phase shifted) from m (t) , then a smaller
P
constant voltage representing the data occurs and our
ability to decide on the data in the presence of noise
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used to generate the local replica m (t) which is
P
synchronized in frequency and phase with m (t)
.
Correlation of m (t) with m (t) produces voltage levels
r P
representative o-f the original data. The correlation
operation is accomplished by first forming the product of
m <t) and m (t) , and then averaging this product. The
r P
correlation operation can be modeled as shown in Figure 2.5.
m (t)m (t) m (t)m (t)
FIGURE 2.5 CORRELATOR MODEL
The receiver's decision circuit converts these
correlator voltage levels to binary estimates of the
original data. Finally, an error detection circuit compares
this binary estimate with the data actually transmitted to
determine P the rate of error occurrence. Montoya CRef.13
provides a detailed discussion of the operation of each
system component shown in Figures 2.1 and 2.2.
19

C- DELAY LOCK TRACKING LOOP THEORY OF OPERATION
Data is recovered in the receiver by correlating m (t)
r
with its locally produced replica m (t). Best recovery of
data occurs when these two signals Are synchronized in
frequency and in phase. When m <t) and m <t) are in phase,
r P
then the correlator output is a maximum as shown in Figure
2.4 and we decide a data "1" or "0" was transmitted (Figure
2.3). But good decisions require the received and local
sequences to remain in phase throughout the entire data bit
interval (one period of the m—sequence) . The DLTL provides
this synchronization by appropriately using voltages like
those in Figure 2.3 to adjust the output frequency (and
phase) of a vol tage—control led oscillator (VCO) placed in
the feedback loop. The VCO output becomes the receiver clock
which in this manner provides timing for m (t) exactly like
P
that of m (t) .
r
1 . Basi.c_Qp.erat i.gn
Synchronization is achieved by an early minus late
gate technique. As show in Figure 2.6, the loop's
synchronization process can be divided into three
operational blocks: (1) m-sequence generation, (2)
correlation, and (3) summation. In the first block, the loop
generates three replicas of the received m—sequence. Two of
these replicas, m (t) and m~(t), Are used in the second
e K,
block for simultaneous correlation with the received
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summed in the third block to -form the loop error voltage,
v, (t) - This voltage is -fed back to the VCO in the first
d
block to control the rate o-f local m—sequence generation.
In the first operational block, the loop's clock
(VCO) steps a FSR which is identical to the one found in the
transmitter so that the m—sequences generated locally are
identical in form to the one received. Derived from this FSR
are three m—sequences: early, punctual, and late. They are
identical but displaced from each other in time by one chip
interval T. The early and late m—sequences are separated in
time by two chip intervals (two clock pulse intervals). The
punctual m—sequence m (t) is applied to the punctual
P
correlator for correlation with m (t) to recover data. The
r
early and late m—sequences, m (t) and m.(t), are applied to
e K,
their respective loop correlators in block two.
In block two, m (t) and m„ (t) correlate with m (t)
e L r
to produce components of the loop error voltage v (t).
d
Depending on the initial phase difference between the
received and local m—sequences, m (t) may correlate first
r
early then late or vice—versa. If m (t) correlates first
r
early then late, then the outputs of the loop correlators
become as shown in Figure 2.7. Here, v (t) and v. (t) Are the
e L
autocorrelation functions of the early and late m—sequences.
These correlator outputs ^re applied to the differ
—
ential amplifier in block 3 where the initial version v (t>
d







FIGURE 2.7 LOOP ERROR VOLTAGE FORMATION
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(early- minus-late) is amplified and filtered to form the
voltage-controlled oscillator (VCO) control voltage. Figure
2.7 shows this final version. Positive and negative error
voltages v, <t> slow down or speed up the clock (VCO output)
d
which, in turn, change the relative passing rate between the
received and local m-sequences.
2. £cgu.i.si_ti.gn
When the loop is operating in the non—lock
condition, the received m—sequence and the local m—sequence
pass by each other at some relative passing rate f . Here,
d
f equals the difference between the frequency f~ of the
local clock and the frequency f of the received clock. The
loop can enter the lock condition whenever it experiences an
early then late or a late then early correlation with m (t)
.
r
To investigate the dynamics of acquisition, it is
helpful to view the m—sequences as they pass one another.
See Figure 2.8 where the state of the FSR output is
represented by a binary number rather than a voltage level.
m 111010 111010 111010
10 111m (t)
e f „ <f V+
m (t) «-* / 010 111 > -* £-»
P
m„ (t) 10 111
FIGURE 2.8 PASSING M-SEQUENCES
» t

When fo > -f , the three local m—sequences move to the
right with respect to the received m—sequence. Here, early
correlation is followed by late correlation and the loop
error voltage -forms as shown in Figure 2.9. During lock the
loop stablizes somewhere in the vicinity o-f point P , a
positive voltage necessary to force the VCO to slow down and
follow f . Note that just prior to entering the lock
condition a loop error voltage peak causes f~ to become
slower than f . This slow down just prior to lock simply
moves the two m—sequences into alignment slower. A similar
analysis can be made for the case where f „ < f . Here,
t r
early correlation follows late correlation and the appro-
priate loop error voltage forms as shown in Figure 2.9.
Note that in both cases the early correlation
voltage v (t) is always positive and the late correlation
voltage v» (t) is always negative. This outcome is necessary
assuming the VCO has a vol t age—to—frequency chartacteristic
of negative slope as shown in Figure 2.9. The opposite is
also true. For a positive vol tage—to—frequency characteris-
tic, it is necessary that v <t) be negative and v (t) be
e I
positive. Any other combination will not allow the loop to
lock.
There are two loop parameters which can be adjusted;
loop bandwidth f and loop gain G. The loop bandwidth f is
c c
primarily determined by the bandwidth common to the correla-
























FIGURE 2.9 LOOP ERROR VOLTAGE CHARACTERISTICS
26

that a given relative passing rate f produces a loop error
d
voltage with bandwidth equal to t, . So, for acquisition the
e-f-fective loop bandwidth must be equal to or greater than
the greatest expected capture rate. Thus, loop filters Are
designed to filter out as much noise as passible while
allowing only the appropriate loop error voltage to affect
the loop's operation.
The loop gain G is determined by a simple voltage
gain adjustment within the loop. For acquisition the loop
gain must be adjusted in proper combination with the loop
bandwidth. Too little gain prevents the loop from responding
at all, and too much gain causes the loop to be unstable.
Also, the loop gain affects the loop bandwidth. Spilker
CRef.23 shows that for a linearized model of the loop, a
change in the loop gain directly affects the overall
effective bandwidth of the loop. Thus, the loop bandwidth
and gain affect the loop error voltage frequency components
and the loop gain affects the magnitude of this error
voltage.
3. Tracking
Once acquisition is achieved, the loop forces the
VCO to follow or track the received m—sequence by supplying
the appropriate error voltage. Tracking occurs over a
certain loop error voltage range for a given loop bandwidth
and gain. Shown in Figure 2.9 are the loop error voltages
which are generated during the two possible capture

situations: f n < f , and f» > f , and the corresponding
VCO vol tage-to—frequency characteristic curve.
During acquisition a certain -frequency difference
establishes the initial operating point. Depending on which
capture situation occurs, the loop will stablize somewhere
along either line segment CB or CB' . The actual operating
point depends on f , = f - -f . The greater f , , the greaterarc a
the voltage that is required to force the VCO to follow the
incoming frequency, and the more the operating point dis-
places from C towards either B or B* . During tracking a
change in either f „ or f or both causes the the operating
point to move anywhere along BCB' . The resulting negative
vol tage—to-frequency characteristic curve is shown in Figure
2.9. An operating point coincident with C means that f« and
f are equal in both phase and frequency. At this point
m (t) exactly equals m (t) and there is no phase offset.
r P
This condition causes a maximum output out of the punctual
correlator as shown in Figure 2.4. A change in f shifts
d
m <t) in relation to m <t> which causes the operating point
r p
to move closer to either B or B' . This phase shift causes a
corresponding decrease in the punctual correlator's output
(Figure 2.4). If the operating point reaches point B or B'
,
the phase offset reaches a maximum, the punctual correla-
tor's output reaches a minimum and chances are maximized for
noise to move the operating point over to the unstable side
of the loop error voltage <BA or B'A) where synchronization




Figure 2-10 shows the experimental loop's negative
slope VCQ vol tage—to—frequency characteristics. Here the
loop is operating at a given loop bandwidth and gain with no
external noise present. The initial frequency is 1023.0 Hz.
The loop acquires at 1019.0 Hz. The transmitter frequency is
then increased in one hertz increments until synchronization
is lost (1027.0 Hz). The spikes are caused by self-noise
effects which are discussed in the next section.
4. Ngi_se_Ef fects
There are different types o-f noise which affect the
operation of the loop: noise generated within the DLTL
(self-noise) and noise which exists at the demodulator
output (external-noise). In this experiment the loop's
performance is evaluated while operating in the presence of
both self-noise and external -noise.
Self—noise occurs at the output of the loop correla-
tors whenever the input m—sequences are not perfectly
matched. The amount of noise depends on the degree of
synchronization. Generation of this noise is seen by viewing
the correlator output voltage as shown in Figure 2.4. Assume
that some mechanism (frequency drift, internal compensation,
etc.) causes near perfect synchronization. Then the m—
sequences become exactly aligned and the AVM output becomes
DC and there is no self—noise. As the degree of synchroniza-
tion varies the m—sequences become misaligned and the AVIi























Experimentation shows that self—noise manifests
itself as a lowpass signal which acts to distort the loop
error voltage. This distortion causes the received and local
m-sequences to slide back and forth in relation to each
other. At the punctual correlator this movement causes the
output to become distorted and attenuated. As f, increases,
the degree of synchronization decreases and this self—noise
effect increases until synchronization is eventually lost.
The addition of external -noi se causes further
distortion of the loop error voltage and of the punctual
correlator output. As more noise is added, the probability
the loop will lose lock increases. Eventually, the effects
of external -noise will dominate the effects of self—noise.
These noise effects become even more pronounced as
the frequency offset f , increases. This increased noise
d
effect results as follows. An increase in frequency offset
causes an increase in phase offset and a corresponding
decrease in the punctual correlator's output voltage, the
level from which data is extracted. As this level is
reduced, the noise is more likely to corrupt a decision.
Thus, an increase in f , causes the effects of noise to be
d
more pronounced resulting in an increase in the probability
of error P as explained next.
e
With zero frequency offset, the phase offset between
m <t) and m (t) is also zero. Here, we Are operating at
r P
point C on the loop error voltage curves of Figure 2.9. Zero
31

phase o-ffset results in a maximum output voltage from the
punctual correlator (Figure 2.4) -from which data can be
extracted (Figure 2.3). As f, increases the phase o-f-fset
d
increases and the loop error voltage operating point shifts
from point C toward points B and B' (Figure 2.9). This phase
offset causes a decrease in the punctual correlator output
voltage (Figure 2.4) and a corresponding decrease in the
voltage level from which data can be extracted (Figure 2.3).
For a given value of f, , the addition of noise
causes these punctual correlator output voltage levels to
become randomly distributed about their mean values. When
f, =0, this mean value is maximum (+v ) and decreases withd ' p
increasing values of f, as shown in Figure 2.11. Because
this experiment's receiver utilizes noncoherent detection in
conjunction with a correlation post-detection processing
scheme, the exact form of these probability density
functions (pdf) is unknown. It is assumed here that they
approximate Gaussian characteristics as Figure 2.11 depicts.
Here we have two identical pdf * s associated with a binary
decision which differ only by their means. The minimum
probability of error occurs at a threshold corresponding to
the maximum likelihood decision rule. In this case the
threshold is zero volts. As f^ increases the resulting
decrease in mean values causes these pdf * s to converge which
increases the areas where they overlap the decision










































increase in probability of error. Figure 2.12 shows pdfs
which result -from varying f for the experimental loop.
Experimentation also shows that the loop captures at a
maximum value of f while operating in the absence of noise.
d
The difference frequency f must be decreased as the noise










































III. THE EXPERIMENTAL DELAY LOCK TRACKING LOOP
A block diagram o-f the experimental DLTL is shown in
Figure 3.1. Again, the loop's process o-f synchronization is
divided into three operational blocks: (1) m—sequence
generation, <2) correlation, and (3) summation. In the first
block, the loop employs a ten stage shift register <FSR)
identical to the one found in the transmitter. Thus, by
tapping the appropriate FSR stages, early and late and
punctual replicas of the received m—sequence ^re generated.
In block two, the early and late replicas Are used by their
respective loop correlators to generate voltage peaks
whenever the received m—sequence correlates early or late.
The data modifier circuitry that follows ensures that during
correlation these voltage peaks always appear negative to
the differential amplifier stage that follows regardless of
the sequence received, m <t) or its complement m <t). These
voltage peaks are summed by a differential amplifier of
block three in a early minus late gate fashion to form the
A
initial version of the loop error voltage, v,(t). This
voltage is filtered by the loop filter and amplitude
adjusted by the loop gain control. The combined effects of
the loop filter's passband characteristics and the amount of
loop gain determine the final form of the loop error voltage
















































complete the loop, v,(t) is fed back to block one where it
is used to drive the loop's VCO which clocks the local FSR
and thereby changes the relative passing rate of the
m—sequences. When synchronization occurs the punctual m—
sequence is used by the punctual correlator to recover data.
In the sections that follow the basic components of the loop
are d i scussed
.
A. DELAY LOCK TRACKING LOOP COMPONENTS
1 . Feedback Shift Registers
Most direct sequence spread spectrum systems employ
maximal length codes, or m—sequences, because of their
desirable autocorrelation properties and their ease of
generation. In this study a ten stage FSR is used to gener
—
10
ate an m-sequence of length 2 -1 = 1023 chips. As described
earlier, each m—sequence represents one data bit.
In this experiment the ten stage FSR is constructed
by cascading two eight bit shift registers (74164). The
outputs of stages three and ten are modulo—two summed with
an EXNOR gate and fed back to the input stage as shown in
Figure 3.2. This duplicates the transmitter's FSR configura-
tion. All stages of the FSR are clocked synchronously. This
results in a 1023 chip m—sequence appearing at the output of
each stage. Each stage output is delayed in time by one chip






















and late replicas of the received m—sequence, stages eight,
nine, and ten are tapped respectively.
2. Loop Correlators
In this experiment, m (t) results from the envelope
detection of a lOO kHz sinusoidal carrier. Envelope detector
inputs and outputs at various values of input SNR are shown
in Figures 3.3 through 3.5. The time domain pictures show
how the received signal becomes virtually lost in the noise
as the SNR is decreased from -4 to -8 dB. The frequency
domain pictures reveal the carrier, which is to be expected
for on—off AM, but the data clock and the presence of data
is masked by the noise. The data rate is one bit per second
in this work. In the non-lock condition m (t) is being
r
received out of phase and frequency with its locally pro-
duced replica m (t) . Because of this frequency difference,
P
these sequences will eventually pass each other causing the
loop's early and late correlators to correlate first early
then late or vice—versa. The correlation operation of block
two is shown in Figure 3.6.
Correlation is achieved by first multiplying m (t)
r
with m (t) or m
/
,<t) and then averaging this product. Multi-
e t
plication is accomplished by using m <t) and the appropriate
local replica as inputs to an analog voltage multiplier (AVM
AD534) as shown in Figure 3.6. The variable DC voltages
appearing at the differential inputs to the AVM perform a





















































































































































































































































conversion together with a variable DC output voltage
adjustment ensures a positive or negative DC output whenever
correlation occurs.
The AVM output is filtered by a -fourth order
Butterworth active filter (LM747) to complete the correla-
tion operation. The filter performs the integration or
averaging function of correlation. It has a design cutoff
frequency of 30 Hz. This cutoff was determined experimental-
ly to reduce the effects of data switching noise. In the
initial design of the loop, correlator bandwidths were
designed to match the desired loop capture rate. However,
these relatively low bandwidths (2.3 to 6.3 Hz) prevented
the correlator output voltage from adequately following the
data transitions. This inadequate response caused voltage
irregularities which eventually distorted the loop error
voltage. The increased bandwidth of the correlator filter
allows the correlator to respond more quickly which allows
the data modifier circuitry to perform more effectively. As
a result, the role of the correlator filter is to provide
the appropriate correlation voltage and the role of the loop
filter that follows is to establish the loop bandwidth.
3. Data Modifier
Because the received m—sequence has been modulated
by data, either m (t) or m (t) is received. As a result the
r r
outputs of the loop correlators can be either positive or
negative correlation voltages. Because the experimental loop
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operates on the basis of an early minus late gate error
voltage, it is necessary that correlator output voltages
appear consistently as either both negative voltages or as
both positive voltages to the differential amplifier stage
that follows. This is accomplished by data modifying
(rectifying) the correlator output voltages-
Data modification is accomplished by the circuit
shown in Figure 3.6. Operational amplifiers are used
throughout to construct ideal doides, inverters, and
summers.
The ideal diode circuit of Figure 3.7 eliminates the
turn—on voltage of the diode which, if allowed to remain,
would act to distort the loop error voltage. The ideal diode
reduces this turn-on voltage (0.7 volts for silicon) to
nearly zero volts by dividing this voltage by the forward




FIGURE 3.7 IDEAL DIODE CIRCUIT
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The data modifier circuit creates a negative
absolute value function. The output of the modifier circuit
is the negative value of whatever input voltage is applied.
For example, a negative correlation voltage at the input is
blacked by the upper branch diode and is inverted and then
passed by the lower branch diode. This positive voltage is
then inverted by the circuit's summing operational
amplifier. Correlation voltages for the loop are shown in
Figure 3.8. This voltage occurs for both "1" and "0" data
bits.
4. Differential Amplifier
The differential amplifier (LM741) circuit shown in
Figure 3.9 amplifies the difference of the early and late
data modifier circuit outputs. This circuit generates the
early minus late gate loop error voltage. In this experiment
a late minus early voltage is used (Figure 3.8) because the
data modifier circuitry provides negative correlation
voltages and the VCO used has a negative slope VCO voltage—
to—frequency characteristic.
5. Loop Filter
The loop filter in Figure 3.9 determines the band-
width of the loop. The frequency response characteristics of
this filter, in combination with the loop gain adjustment
which follows, determine the acquisition and tracking
characteristics of the loop. This filter is a fourth order
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frequency -f which is varied during this experiment (2.3,
4.0, 6.3 Hz). A Chebychev -filter is chosen -for its steep
-frequency cut-of-f characteristic.
6. Loop Gain
Loop gain control is accomplished by cascading two
inverting operational amplifiers (LM747) . Gain adjustments
are made by adjusting two potentiometers, one at the input
to each amplifier. For this experiment the range of
adjustment for the relative gain G is from a point just
short of where the gain causes the loop to become unstable
to the point where further decreases in the gain cause no
apparent effects in the loop's performance. The loop gain
and bandwidth combination determine the operating character
—
i sties of the loop by forming the final version of the loop
error voltage which appears at the output of the summation
circuit of Figure 3.9.
7. Loop Clock
The loop clock appears as part of block one of
Figure 3.2. Prior to synchronization, the loop clock
determines the relative passing rate between the received m—
sequence m (t) and the locally generated replica m (t) . This
clock is synchronized with the frequency of m
r
<t>. The loop
clock is constructed by using a voltage controlled
oscillator (DM74124). The -free running frequency of this VCO
is determined by an external capacitor and a frequency range
input voltage. The VCO' s control voltage input is the loop
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error voltage. In this way, the VCO output clock frequency
changes in response to the loop error voltage.
B. DELAY LOCK TRACKING LOOP OPERATION
Loop error voltage traces and corresponding punctual
correlator output, recovered data, and transmitted data are
shown in Figures 3.10 through 3.18 for various combinations
of loop parameters and operating conditions.
Figures 3.10 through 3.12 show the loop's capture
characteristics. Figures 3. 10 and 3.11 show the loop captur
—
ing at the lowest SNR for a given relative passing rate f ,.
Note that a capturing process can be divided into three
periods: unlock, transition, and lock. During the unlock
period the loop error voltage v
J
<t) and the punctual corre-
ct
1 ator output v (t) vary about zero volts. This causes the
P
number of l's and 0's recovered to be random. During the
transition period the loop error voltage experiences a
positive rise in voltage prior to stablizing. This initial
positive voltage indicates that the loop experienced an
early correlation followed by a late correlation. During the
lock period v, <t) stablizes about a negative voltage level
necessary to force the loop to follow the frequeny of the
received m—sequence. During this period the received and
punctual m-sequences are synchronized and data is recovered
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FIGURE 3.12 LOOP ERROR VOLTAGE VARIATIONS
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bandwidth on the loop error voltage. Note that as the loop
bandwidth is increased -from 2.3 Hz to 6.3 Hz, higher
frequency components are passed by the loop and the loop
error voltage variability increases.
Figures 3.13 through 3.18 show the loop's tracking
characteristics. The effects of decreasing SNR for a zero Hz
passing rate are shown in Figures 3. 13 through 3. 15. As the
SNR decreases, v^ <t) becomes contaminated with noise causing
the received and local m-sequences to shift back and forth
in relation to one another as they are correlating. This
jittering causes the punctual correlator output to be
attenuated and distorted.
For a fixed SNR of -4.0 dB, the effects of different
passing rates are shown in Figures 3.16 through 3.18. As f
^
increases, the effects of noise becomes more pronounced. The
punctual correlator output becomes more attenuated and
distorted as fd increases as seen by comparing Figures 3.16
through 3. 18.
C. EXPERIMENTAL PROCEDURES
During this experiment the loop's acquisition and
tracking performance are evaluated under varying conditions
of SNR and relative passing rate f , . SNR and f, are













f = 6.3 Hz, G = 140
c
f„ = 0.0 Hz, n(t) =
a
FIGURE 3.13 LOOP TRACKING CHARACTERISTICS
Scale of v (t) is 500 mv/div.
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f = 6.3 Hz, G = 140
c
f , = 0.0 Hz, SNR = -4 dB
d
FIGURE 3.14 LOOP TRACKING CHARACTERISTICS












f = 6.3 Hz, G = 140
c
f , = 0.0 Hz, SNR = -8 dB
a
FIGURE 3.15 LOOP TRACKING CHARACTERISTICS




For this experiment, a constant signal voltage level o-f
0.3 volts RMS is maintained at the transmitter's AVM output
(Figure 2.1). The normalized power associated with this
2
signal is (0.3) — 0.09 watts. Narrowband noise is added to
the AVM' s summing output to simulate the system's channel.
The noise RMS voltage level is varied during the experiment
to obtain the SNR o-f interest. At the demodulator input the
SNR is determined by the -following equation:
2
(SNR IN)dB 10 log< 0. 09/Cn (t^g 3 > (2.1)
Be-fore performance measurements are taken, the loop is
placed in an initial operating state: the loop is tracking
with an f^ o-f zero Hz. This initial condition is obtained by
first forcing the system to lock and then by making loop
fine adjustments. The locked condition is achieved by simul-
taneously resetting the m—sequence generators in both the
transmitter and the receiver. Fine adjustments are conducted
in two steps. In the first step, the early and late correla-
tor outputs are made equally bipolar by adjusting the
appropriate correlator AVM inputs as discussed earlier. The
second step involves setting the transmitter frequency to
some nominal value (1023.0 Hz) and then adjusting the VC0
frequency range control voltage until the loop error voltage
is minimum. At this point the loop error voltage is nearly















f = 6.3 Hz, G = 140
c
f„ = 0.0 Hz, SNR - -4 dB
d
FIGURE 3.16 LOOP TRACKING CHARACTERISTICS











f = 6.3 Hz, G = 140
c
f , = 1.0 Hz, SNR = -4 dB
d
FIGURE 3.17 LOOP TRACKING CHARACTERISTICS

































f - 6.3 Hz, G = 140
c
f, = 2.0 Hz, SNR = -4 dB
d
FIGURE 3.18 LOOP TRACKING CHARACTERISTICS




Once the initial operating condition is established,
appropriate changes are made in SNR or f to evaluate the
loop's tracking or capturing performance. Tracking
evaluation is accomplished by simply adjusting the SNR for a
given f ,. To evaluate the loop's capturing performance at a
SNR of interest, the loop is forced out of the lock
condition by increasing or decreasing the transmitter's
-frequency enough so that f , is greater than the effective
bandwidth of the loop. Once out of lock, the transmitter's
frequency is reversed to the capture rate of interest. When
capture occurs, the SNR is further decreased to determine
the tracking performance after capture at the given value of
V

IV RESULTS AND CONCLUSIONS
A. RESULTS
A primary result of this study is that the direct
sequence spread spectrum communications system considered in
this experiment can operate noncoherent 1 y by means o-f a
delay lock tracking loop at SNRs as small as -5.0 to -7.1
dB. Tables I through III show these results for various loop
parameter settings and operating conditions.
The two loop parameters studied in this experiment are
loop gain and bandwidth. Although an increase in either
parameter allows the loop to acquire at lower SNR and/or at
greater relative passing rates, the e-f-fects o-f changes in
loop gain seem to dominate the e-f-fects of changes in loop
bandwidth. For example, at a loop bandwidth setting of 6.3
Hz, an increase in relative gain from 60 to 140 allows a
-2.3 dB change in SNR for capture at an f of 1.0 Hz,
d
whereas a loop bandwidth increase from 2.3 to 6.3 Hz allows
only a —0.8 dB change in SNR for the same capture rate. The
primary effect of loop bandwidth increase is to allow the
gain setting to be varied over a greater range of values. As
such, combined changes in loop bandwidth and gain have the
greatest effect on the loop's performance. For example, a
change of loop bandwidth from 2.3 to 6.3 Hz in conjunction
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with a loop gain change -from 40 to 140 allows a 5.8 dB
reduction in SNR to lose lock for an -f , o-f 1.0 Hz.
TABLE I
LOCK AND CAPTURE CHARACTERISTICS
Loop bandwidth = 2-3 Hz
d
0.0 Hz 1.0 Hz 2.0 Hz
AVG SNR AVG SNR AVG SNR AVG SNR AVG SNR







GAIN (dB) <dB) (dB) (dB) (dB)
80 -11.2 -5.0 -5.3 -1.0 -1.9
60 -10.7 -3.9 -4.9 - -
40 -10.6 -1.3 -1.7 - -




LOCK AND CAPTURE CHARACTERISTICS
Loop Bandwidth = 4.0 Hz
f
d
0.0 Hz 1.0 Hz 2.0 Hz
AVG SNR AVG SNR AVG SNR AVG SNR AVG SNR
TO LOSE TO TO LOSE TO TO LOSE







GAIN (dB) <dB) (dB> (dB) (dB)
150 -10.3 -6.2 -7.2 -3.5 -4.7
130 -10.7 -5.8 -6.3 -3.5 -4.7
100 -10.4 -5.5 -6.4 -3.3 -4.5
80 -9.6 -5.0 -5.5 -1.6 -2.8






LOCK AND CAPTURE CHARACTERISTICS
Loop Bandwidth = 6-3 Hz
d
0.0 Hz 1.0 Hz 2.0 Hz
AVG SNR AVG SNR AVG SNR AVG SNR AVG SNR
TO LOSE TO TO LOSE TO TO LOSE







GAIN (dB) (dB) (dB) (dB) (dB)
140 -10.4 -7. 1 -7.9 -4.0 -5.2
120 -9.5 -7. 1 -7.8 -4.0 -5.2
100 -9.4 -6.9 -7.6 -2.5 -3. 1
80 -lO. 1 -5.8 -6.3 -1.3 -1.5
60 -10.4 -4.8 -5.3 +0.62 -1.4
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Another significant result of this study is the design
and successful use of a circuit which modifies data so that
the loop can acquire and track m—sequences modulated by the
data. This circuit is shown in Figure 3.6 and its operation
is explained in Section III. A. 3.
Also, this study shows in theory and in experimentation
how operating at a certain frequency offset f allows the
effect of noise to be more pronounced. The theory is
discussed in Section II.C.4. The experimentation conducted
in this study supports this theoretical result. As shown in
Tables I through III, an average of 3.0 dB improvement in
SNR is required to capture at twice the passing rate for a
given loop bandwidth and gain setting.
B. CONCLUSIONS
Completely asynchronous (noncoherent) detection of AM
signals is passible at negative decibel signal-to—noi se
ratios. The delay lock tracking loop developed in this study
appears suitable as a means for deriving a local code
reference. Furthermore, the loop derives this local code
reference whether or not the spreading signal is modulated
by data.
A given loop bandwidth and gain setting establish the
performance boundaries of the loop, i . e. how great the
relative passing rate or how small the SNR can be for the
loop to acquire lock. For a given application, tradeoffs can
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be made between f. and SNR. The larger the value o-f f , the
larger the value o-f SNR needed to acquire and maintain lock,
and vice-versa.
Various methods can be used to improve the performance
o-f the looo. Two basic methods are <1> changing the -form o-f
the loop error voltage, and (2) making the loop -filter
adaptive. The first method involves the loop using two m—
sequences which are displaced in time from each other by one
chip interval instead of two chip intervals. Gill CRef. 33
shows that this method realizes a 3 dB improvement in noise
performance but can tolerate only half the relative passing
rate. The second method involves using various search—lock
strategies which allows the loop to lock at a much greater




LOOP BANDWIDTH-PASSING RATE RELATIONSHIP
Correlation occurs as two identical m—sequences m (t)
and m <t), clocked at rates f and f Hz, slide past each
other at some relative passing rate f = f - f . As this
correlation occurs, the DC portion of the correlator output
will actually trace the autocorrelation function (ACF) of
the m—sequence shown in Figure A. 1. In this figure, L is
n
proportional to the m—sequence length (L=2 —1, where n is
the number of FSR stages being used to generate the m—
sequence). L indicates the relative magnitudes of the ACF
peak and sidelobe levels.
FIGURE A. 1 M-SEQUENCE AUTOCORRELATION FUNCTION
At time t=0, m <t) and m
?
<t) are in phase and the peak
ACF voltage results. At time t=t , m,<t) and m~<t) ^re
o 1 2
separated by one chip (one clock pulse) and the lowest
sidelobe level is reached. Since m (t) and m (t) have a
relative passing rate of f , chips per second , then t =l/fd '
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The Fourier Transform o-f R <t) is the power spectrum o-f the
mm
2
m—sequence which has a (sin x / x)~ -form with a commonly
de-fined bandwidth b = 1/t = -f,. There-fore, the required
r o a


























This appendix contains the schematic diagrams -for all of
the circuits used in the experimental delay lock tracking
loop. Standard digital and analog (MSI and LSI) monolithic
chips are used throughout. Capacitor values are in
microfarads and resistor values Are in kilohms unless
otherwise indicated.
Figure B. 1 shows the loop clock and m—sequence
generator with protection circuit. The loop clock's -free
running -frequency is set by selecting an appropriate
external capacitor value and adjusting two -frequency control
input voltages. One frequency control input is used to make
fine adjustments of the clock's free running frequency
(1023.0 Hz). The other control input uses the loop error
voltage as its input. This causes the clack's output to vary
in response to the loop. This clock output is applied
directly to the m—sequence generator.
Two eight bit shift registers (74164) are cascaded to
obtain the ten stages necessary to generate the local m—
sequence replicas. To duplicate the transmitter's m—sequence
generator, the outputs of the third and tenth stages are fed
back through an EX-NOR gate (74266) whose output is serially
loaded into the first shift register. Synchronous clocking

















































































a 1023 chip m—sequence at the output o-f each stage. Thus,
each succeeding stage output is delayed in time by one chip
interval from the preceding stage. Early, punctual, and
late replicas o-f the received m—sequence are obtained by
tapping registers eight, nine, and ten, respectively. The
punctual replica is fed to the punctual correlator to
recover data. The early and late replicas ars fed to their
respective loop correlators.
Figure B.2 and B.3 show the early branch (correlator and
data modifier) of the loop's correlator section. The late
branch is identical. The inputs to this branch Sirs the
received m—sequence (demodulator output) and its early
replica. The correlation operation is accomplished by multi-
plying these two inputs with an analog voltage multiplier
(AVM, AD534) and then integrating this product with a low
pass active filter. Attenuating these inputs prior to multi-
plication is necessary to prevent the AVM from saturating,
and is achieved by cascading two inverting operational
amplifiers (LM741). The variable DC voltage appearing at the
differential inputs to the AVM perform a unipolar to bipolar
conversion of the input signals. This conversion together
with the variable DC output voltage adjustment ensures a
positive or negative DC output whenever correlation occurs.
The circuitry at the AVM's output multiplies that output by
a factor of 100. This multiplication compensates for the 0.1

























factor inherent in the AVM, and provides a workable voltage
level at the AVM's output. To complete the correlation
operation, the AVM output is filtered by a lowpass -fourth
order active filter having a Butterworth frequency response
characteristic- This filter is realized by cascading two
lowpass second order filter sections. Each filter section is
composed of an operational amplifier (LM741), capacitors,
and resistors. A design frequency cutoff of 30 Hz and a gain
of 4 is achieved by chosing the appropriate capacitor and
resistor values. As explained in section I II. A. 2, this
cutoff frequency is selected at a frequency greater than the
data rate to allow the data modifier circuitry that follows
to perform more effectively.
Figure B.3 shows the data modifier circuit. This circuit
allows the loop to maintain synchronization while receiving
data modulated m—sequences. Operational amplifiers (LM741)
are used throughout to construct ideal diodes, inverters,
and summers. As explained in section I I I. A. 3, the ideal
diode circuit eliminates the turn on voltage of the diode
which, if allowed to remain, would disrupt the loop's
operation. A silicon diode (1N914) is used in this
application. The upper branch of the modifier circuit allows
only positive voltages to pass. The lower branch inverts its
input and then allows only positive voltages to pass. These
voltages are summed by an operational amplifier which
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inverts the voltage sum. Thus, the output o-f the modifier
circuit is the negative value o-f whatever input voltage is
appl ied.
The outputs o-f the loop's data modifier circuits are fed
to the loop differential amplifier (LM741) as shown in
Figure B.4. Here, the late minus early gate voltage is
formed. Resistor values are chosen to provide a step down in
voltage which is necessary to prevent the loop filter that
follows from saturating.
In this loop design, the loop bandwidth is determined by
the freguency response characteristics of the loop filter
and the gain adjustment that follows. This experiment uses a
lowpass fourth order active filter having a Chebychev
freguency response characteristic. Two second order filter
sections are cascaded to form this filter. Each filter
section is composed of an operational amplifier and
appropriately valued capacitors and resistors. The design
cutoff -freguency is varied during this experiment (2.3, 4.0,
6.3 Hz) by changing the filter's four egui -value capacitors.
Reference 5 outlines the design for all filters used
throughout the loop. The loop gain adjustment that fallows
forms the final version of the loop error voltage v <t) . Two
d
inverting operational amplifiers are cascaded to form this
circuit. Gain adjustments are made by varying the two
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